Chips and Cheese

Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
Fujitsu's Monaka CPU: ARMv9, SVE2, and 3D Stacking
Designed for the datacenter and due in 2027
 • 
George Cozma
Turning off Zen 4's Op Cache for Curiosity and Giggles
CPUs start executing instructions by fetching those instruction bytes from memory and decoding them into internal operations (micro-ops).
 • 
Chester Lam
6
400G Omnipath is Coming: Cornelis Networks at SC24
Hello you fine Internet folks,
 • 
George Cozma
Examining Intel's Arrow Lake, at the System Level
Arrow Lake is the codename for Intel's newest generation of high performance desktop CPUs.
 • 
Chester Lam
7
An EPYC Exclusive for Azure: AMD's MI300C
The pun was just too good to resist.
 • 
George Cozma
3

November 2024

AMD Disables Zen 4's Loop Buffer
A loop buffer sits at a CPU's frontend, where it holds a small number of previously fetched instructions.
 • 
Chester Lam
2
NextSilicon: Putting HPC First
Not an FPGA, not a GPU, but something different!
 • 
George Cozma
2
Ayar Labs at Supercomputing 2024: Making Light Move Bits (YouTube Short)
Hello you fine Internet folks,
 • 
George Cozma
Pushing AMD’s Infinity Fabric to its Limits
I recently wrote code to test memory latency under load, seeking to reproduce data in various presentations with bandwidth on the X axis and latency on…
 • 
Chester Lam
15
Supercomputing 2024: El Capitan, MI300A, and More on the Fastest Supercomputers!
There's a new Number One for the 64th TOP500 list
 • 
George Cozma
1
Chips and Cheese's Microbenchmark Framework
A Call to Action for Code Contributors
 • 
George Cozma
5
AMD's 9800X3D: 2nd Generation V-Cache
Following the first generation of V-Cache found in the Zen 3 and Zen 4 X3D SKUs, AMD is now following up with the second generation of V-Cache which is…
 • 
George Cozma
6
© 2024 Chips and Cheese
Privacy ∙ Terms ∙ Collection notice
Start WritingGet the app
Substack is the home for great culture