Chips and Cheese

Chips and Cheese

Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
Zhaoxin’s KX-7000
Zhaoxin is a Chinese x86 CPU designer.
 • 
Chester Lam
13
RDNA 4’s Raytracing Improvements
Raytraced effects have gained increasing adoption in AAA titles, adding an extra graphics quality tier beyond traditional “ultra” settings.
 • 
Chester Lam
12
Dynamic Register Allocation on AMD's RDNA 4 GPU Architecture
Modern GPUs often make a difficult tradeoff between occupancy (active thread count) and register count available to each thread.
 • 
Chester Lam
15
Inside Nvidia's GeForce 6000 Series
2025 has kicked off with a flurry of GPU activity.
 • 
Chester Lam
12

March 2025

An Interview with Oxide's Bryan Cantrill
Hello you fine Internet folks,
 • 
George Cozma
RDNA 4's "Out-of-Order" Memory Accesses
Examining RDNA 4's out-of-order memory accesses in detail, and investigating with testing
 • 
Chester Lam
19
Looking Ahead at Intel’s Xe3 GPU Architecture
Examining software changes for hints on what Intel's next GPU architecture may bring
 • 
Chester Lam
17
Raytracing on Intel’s Arc B580
Edit: The article originally said Intel’s BVH nodes were 4-wide, based on a misreading of QuadLeaf.
 • 
Chester Lam
11
AMD's RDNA4 Architecture (Video)
Hello you fine Internet folks,
 • 
George Cozma
6
Zen 5's AVX-512 Frequency Behavior
Zen 5 is AMD's first core to use full-width AVX-512 datapaths.
 • 
Chester Lam
14

February 2025

© 2025 Chips and Cheese
Privacy ∙ Terms ∙ Collection notice
Start writingGet the app
Substack is the home for great culture