Chips and Cheese

Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
AMD's Strix Halo - Under the Hood
Hello you fine Internet folks,
 • 
George Cozma
9
AMD's CES 2025 Keynote
Hello you fine Internet folks,
 • 
George Cozma
3
Intel's CES 2025 Keynote
Hello you fine Internet folks,
 • 
George Cozma
2
Digging into Driver Overhead on Intel's B580
Hardware Canucks recently found that Intel's new B580 GPU suffered when paired with older, weaker CPUs.
 • 
Chester Lam
12
Analyzing Lion Cove's Memory Subsystem in Arrow Lake
A CPU core can perform very differently depending on the platform it's deployed in.
 • 
Chester Lam
9
NeuReality: A Server on a PCIe Card
Or a DPU for AI accelerators
 • 
George Cozma
1
d-Matrix Corsair: 256GB of LPDDR for AI Models
With Microscaling Number Formats to boot!
 • 
George Cozma
1

December 2024

IBM Power - What's Next?
An Interview with Bill Starke
 • 
George Cozma
5
Skymont in Desktop Form: Atom Unleashed
Skymont is Intel's newest E-Core architecture.
 • 
Chester Lam
11
Rebellions: From High Frequency Trading to AI Acceleration
Hello you fine Internet folks,
 • 
George Cozma
Fujitsu's Monaka CPU: ARMv9, SVE2, and 3D Stacking
Designed for the datacenter and due in 2027
 • 
George Cozma
1
Turning off Zen 4's Op Cache for Curiosity and Giggles
CPUs start executing instructions by fetching those instruction bytes from memory and decoding them into internal operations (micro-ops).
 • 
Chester Lam
7
© 2025 Chips and Cheese
Privacy ∙ Terms ∙ Collection notice
Start WritingGet the app
Substack is the home for great culture