Chips and Cheese
Subscribe
Sign in
Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
Latest
Top
Discussions
Is x86 ready to ACE it?
CPU designs must evolve to keep up with changing workloads.
1 hr ago
•
Chester Lam
and
Aurora Nockert
5
June 2026
TOP500 at ISC’26: We have a New Number 1
Hello you fine Internet folks,
Jun 25
•
George Cozma
12
7
1
An Interview with Intel's Kira Boyko: Xeon 6+'s Product Director
Hello you fine Internet folks, today we have an interview with Kira Boyko, the Product Director of Intel Xeon 6+.
Jun 12
•
George Cozma
16
3
1
May 2026
Evaluating SPEC CPU2026
SPEC’s CPU benchmark suite has been a long established industry standard, and is almost impossible to miss when reading through various publications.
May 23
•
Chester Lam
25
1
3
Evaluating Geekbench 6
Applications vary wildly in what they demand from a system, making it difficult for a single benchmark to provide a broadly representative score.
May 7
•
Chester Lam
26
8
3
April 2026
Investigating Split Locks on x86-64
How bad are they, really? And how bad is the medicine?
Apr 8
•
Chester Lam
32
28
2
Embracing AI with Claude's C Compiler
Down with the old! In with the new!
Apr 1
•
Chester Lam
58
15
5
March 2026
Microbenchmarking Chipsets for Giggles
Who cares, it's fun
Mar 22
•
Chester Lam
26
7
2
Analyzing Nvidia GB10's GPU
Looking at Nvidia's latest effort to make a big iGPU
Mar 14
•
Chester Lam
36
6
5
Arm's Cortex X925: Reaching Desktop Performance
A big, high performance core from Arm
Mar 3
•
Chester Lam
45
16
6
January 2026
Arm’s Cortex A725 ft. Dell’s Pro Max with GB10
Arm’s 7-series cores started out as the company’s highest performance offerings.
Jan 27
•
Chester Lam
22
23
4
CES 2026: Taking the Lids off AMD's Venice and MI400 SoCs
Here at CES 2026, AMD showed off their upcoming Venice series of server CPUs and their upcoming MI400 series of datacenter accelerators.
Jan 6
•
George Cozma
18
7
2
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts