1 Comment
⭠ Return to thread

L1 <-> L2 data bus should be 64B/cycle in your last two figures.

Expand full comment