Discussion about this post

User's avatar
Boris Vogel's avatar

Great article, as always. I really appreciate these articles that might not have practical relevance but help to explain the decisions taken and trade-offs made by Chip Designers.

Another aspect of interest for me would have been the impact on power efficiency when disabling the OpCache. Did the consumption (in W) increase significantly? How much did it impact the overall energy needed for a given fixed workload like a CB24 run in J/Ws?

Expand full comment
c3dtops's avatar

Dumb questions..

how do u declare and initialize and array of NOPs?

__asm__ __volatile__(".byte 0x90") or __asm__ __volatile__("nop")

like this?

void (*func_ptr[4])(void) {

&Test_nops,

&Test_nops,

&Test_nops,

&Test_nops

};

void Test_Nops(void) {

__asm__ __volatile__("nop");

return;

};

2) It shows Zen_cores has 2-sets of 4-wide Decoders. (is it on a per core basis?, that's 1 core 8 decoders) hence if i got a 8-cores CPU (say the X3D, then in totality my CPU have 8*8==64 decoders

Expand full comment
2 more comments...

No posts