Chips and Cheese
Subscribe
Sign in
Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
Evaluating Uniform Memory Access Mode on AMD's Turin ft. Verda (formerly DataCrunch.io)
How does uniform memory access play out as interconnects get increasingly non-uniform?
12 hrs ago
•
Chester Lam
6
1
SC25: HACCing over 500 Petaflops on Frontier
Hello you fine Internet folks,
Nov 22
•
George Cozma
22
1
2
Qualcomm’s Snapdragon X2 Elite
Hello you fine Internet folks,
Nov 19
•
George Cozma
37
10
3
Strix Halo’s Memory Subsystem: Tackling iGPU Challenges
Editor’s Note (11/2/2025): Due to an error in moving the article over from Google Docs to Substack, the “Balancing CPU and GPU Bandwidth Demands…
Oct 31
•
Chester Lam
20
4
3
Evaluating the Infinity Cache in AMD Strix Halo
Strix Halo is the codename for AMD’s highest end mobile chip, which is used in the Ryzen AI MAX series.
Oct 22
•
Chester Lam
27
9
1
Recent posts
View all
AMD’s Chiplet APU: An Overview of Strix Halo
Hello you fine Internet folks!
Oct 18
•
George Cozma
35
11
2
Panther Lake’s Reveal at ITT 2025
Hello you fine Internet folks,
Oct 14
•
George Cozma
12
5
2
Interviewing Intel's Chief Architect of x86 Cores at Intel Tech Tour 2025
Hello you fine Internet folks,
Oct 9
•
George Cozma
22
5
3
AMD’s EPYC 9355P: Inside a 32 Core Zen 5 Server Chip
High core count chips are headline grabbers.
Sep 30
•
Chester Lam
23
3
4
A Look into Intel Xeon 6’s Memory Subsystem
Intel’s server dominance has been shaken by high core count competition from the likes of AMD and Arm.
Sep 26
•
Chester Lam
15
6
4
AMD's Inaugural Tech Day ft. ROCm 7, Modular, and AMD Lab Tour
Hello you fine Internet folks,
Sep 22
•
George Cozma
9
2
Everactive’s Self-Powered SoC at Hot Chips 2025
Hot Chips 2025 was filled with presentations on high power devices.
Sep 17
•
Chester Lam
13
10
4
AMD’s RDNA4 GPU Architecture at Hot Chips 2025
RDNA4 is AMD’s latest graphics-focused architecture, and fills out their RX 9000 line of discrete GPUs.
Sep 13
•
Chester Lam
27
3
4
Intel’s E2200 “Mount Morgan” IPU at Hot Chips 2025
Intel’s IPUs, or Infrastructure Processing Units, evolved as network adapters developed increasingly sophisticated offload capabilities.
Sep 10
•
Chester Lam
15
3
2
Hot Chips 2025: Session 1 - CPUs
Hello you fine Internet folks,
Sep 7
•
George Cozma
9
1
PEZY-SC4s at Hot Chips 2025
Continuing a supercomputing tradition with power efficient FP64 compute
Sep 4
•
Chester Lam
9
4
Liquid Cooling Exhibits at Hot Chips 2025
Hot Chips doesn’t just consist of presentations on hardware architecture, although those are the core of what Hot Chips is about.
Sep 1
•
Chester Lam
17
2
4
See all
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts
